Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Anurag P. Gupta, Daniel P. Siewiorek
Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs
DAC, 1994.

DAC 1994
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1994-GuptaS,
	author        = "Anurag P. Gupta and Daniel P. Siewiorek",
	booktitle     = "{Proceedings of the 31st Design Automation Conference}",
	doi           = "10.1145/196244.196299",
	isbn          = "0-7803-1836-6",
	pages         = "113--119",
	publisher     = "{ACM Press}",
	title         = "{Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs}",
	year          = 1994,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.