Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Miroslav N. Velev, Randal E. Bryant
Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors
DAC, 2001.

DAC 2001
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2001-VelevB,
	author        = "Miroslav N. Velev and Randal E. Bryant",
	booktitle     = "{Proceedings of the 38th Design Automation Conference}",
	doi           = "10.1145/378239.378469",
	isbn          = "1-58113-297-2",
	pages         = "226--231",
	publisher     = "{ACM}",
	title         = "{Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors}",
	year          = 2001,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.