Power optimization through peripheral circuit reusing integrated with loop tiling for RRAM crossbar-based CNN
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Yuanhui Ni, Weiwen Chen, Wenjuan Cui, Yuanchun Zhou, Keni Qiu
Power optimization through peripheral circuit reusing integrated with loop tiling for RRAM crossbar-based CNN
DATE, 2018.

DATE 2018
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DATE-2018-NiCCZQ,
	author        = "Yuanhui Ni and Weiwen Chen and Wenjuan Cui and Yuanchun Zhou and Keni Qiu",
	booktitle     = "{Proceedings of the 22nd Conference and Exhibition on Design, Automation and Test in Europe}",
	doi           = "10.23919/DATE.2018.8342193",
	isbn          = "978-3-9819263-0-9",
	pages         = "1183--1186",
	publisher     = "{IEEE}",
	title         = "{Power optimization through peripheral circuit reusing integrated with loop tiling for RRAM crossbar-based CNN}",
	year          = 2018,
}


Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.