An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Xin Wei, Changhao Yan, Hai Zhou, Dian Zhou, Xuan Zeng 0001
An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel
DATE, 2019.

DATE 2019
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DATE-2019-WeiYZZ0,
	author        = "Xin Wei and Changhao Yan and Hai Zhou and Dian Zhou and Xuan Zeng 0001",
	booktitle     = "{Proceedings of the 23rd Conference and Exhibition on Design, Automation and Test in Europe}",
	doi           = "10.23919/DATE.2019.8714992",
	isbn          = "978-3-9819263-2-3",
	pages         = "1040--1045",
	publisher     = "{IEEE}",
	title         = "{An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel}",
	year          = 2019,
}


Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.