Travelled to:
1 × Germany
Collaborated with:
G.Krampl
Talks about:
virtual (1) model (1) devic (1) vhdl (1) test (1) use (1)
Person: Marco Rona
DBLP: Rona:Marco
Contributed to:
Wrote 1 papers:
- DATE-2001-RonaK #modelling #using
- Modelling SoC devices for virtual test using VHDL (MR, GK), pp. 770–771.