Travelled to:
1 × Germany
Collaborated with:
M.Bekooij L.J.M.Engels A.v.d.Werf
Talks about:
processor (1) function (1) behavior (1) output (1) condit (1) input (1) vliw (1) unit (1)
Person: Natalino G. Busá
DBLP: Bus=aacute=:Natalino_G=
Contributed to:
Wrote 1 papers:
- DATE-2001-BekooijEWB #behaviour #functional
- Functional units with conditional input/output behavior in VLIW processors (MB, LJME, AvdW, NGB), p. 822.