Collaborated with:
H.T.Ma S.Devadas A.L.Sangiovanni-Vincentelli
Talks about:
implement (1) algorithm (1) parallel (1) verif (1) logic (1)
Person: R. Wei
DBLP: Wei:R=
Contributed to:
Wrote 1 papers:
- DAC-1987-MaDSW #algorithm #implementation #logic #parallel #verification
- Logic Verification Algorithms and Their Parallel Implementation (HKTM, SD, ALSV, RW), pp. 283–290.