BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Austria
1 × Canada
1 × Greece
1 × Israel
1 × Russia
1 × Spain
1 × United Kingdom
2 × Italy
29 × USA
8 × France
8 × Germany
Collaborated with:
R.K.Brayton F.Balarin L.Lavagno A.Saldanha M.D.Natale L.P.Carloni P.Nuzzo A.L.Oliveira C.Pinello F.D.Bernardinis T.Villa R.Murgai N.V.Shenoy P.C.McGeer H.Hsieh W.K.C.Lam A.R.Newton H.T.Ma D.Densmore P.Giusto J.A.Rowson A.Davare A.Ferrari K.J.Singh K.Keutzer T.R.Shiple M.Chiodo K.Suzuki M.Sgroi A.Sindico S.A.Seshia T.Meyerowitz A.Bonivento J.M.Rabaey W.Zheng R.Passerone C.Passerone A.Iannopollo A.Puggelli D.D.Venuto A.Kuehlmann E.A.Lee A.Nardi K.L.McMillan J.V.Sanghavi U.Choudhury N.Weiner D.M.Webber C.Sechen R.Wei G.D.Micheli E.Lelarasmee A.Jurecska A.Mehrotra E.Charbon E.Malavasi S.P.Khatri W.Li H.Zeng Q.Zhu S.Kanajan X.Chen G.D.Hachtel M.Baleani S.Devadas R.K.Ranjan A.Kondratyev L.Mangeruca A.Aziz A.Donlin R.Marculescu S.Rekhi M.I.Jordan A.Pinto L.Daniel J.White C.Kim M.Kawarabayashi E.W.Y.Liu H.C.Chang A.Casotto M.Igusa M.Beardslee H.Shin C.H.Séquin R.Hojati T.Kam Y.Watanabe A.Ghosal V.Singhal N.Bajaj M.Masin S.Tripakis J.B.Finn F.Chirico T.Welp X.Sun C.Wu M.Sauermann D.Langen N.Kitchen A.Bertolino G.D.Angelis K.Lwin C.Turchetti K.Banerjee C.Hu M.D.D.Benedetto P.Lucibello K.Yamaguchi D.Pandini C.W.Moon A.A.Malik A.R.Wang R.Wei Baihong Jin M.Maasoumy S.C.Krishnan M.Sheets C.Lin L.Rao J.D'Ambrosio A.Simalatsar E.Frank R.Wilhelm R.Ernst G.Yang A.Pierantoni M.Pennese N.Yevtushenko A.Petrenko R.Camposano J.Fiddler J.Lansford R.H.J.M.Otten B.Tabbara E.Filippi P.Miliozzi I.Vassiliou H.Harkness Y.Nishizaki T.Forest G.Audisio M.Sabatini N.Smith A.Chien C.Hegarty W.C.Rhines F.Winters A.Narayan D.J.Fremont T.Dreossi S.Ghosh Xiangyu Yue K.Chatterjee T.A.Henzinger D.T.Iercan C.M.Kirsch H.Heinecke W.Damm B.Josko A.Metzner H.Kopetz U.Freund E.Schlenker H.Wolff A.Mihal S.Malik T.Cuatto A.Damiano C.Sansoè D.Braun J.L.Burns K.Mayaram F.Romeo S.Cheng J.Cortadella M.Massot S.Moral E.Sentovich J.L.d.S.Jr. J.Shamberger M.J.Ammer C.Guo S.Li R.C.Shah T.Tuan B.Nikolic P.K.Wright S.Tasiran H.Wang F.Somenzi S.A.Edwards Y.Kukimoto A.Pardo S.Qadeer S.Sarwary G.Swamy
Talks about:
system (29) design (26) base (17) time (14) synthesi (13) use (13) level (12) circuit (11) logic (11) embed (11)

Person: Alberto L. Sangiovanni-Vincentelli

DBLP DBLP: Sangiovanni-Vincentelli:Alberto_L=

Contributed to:

DATE 20152015
DAC 20142014
DATE 20142014
MoDELS 20142014
CAV 20132013
DATE 20132013
MoDELS 20122012
DAC 20112011
DATE 20112011
DATE 20102010
DAC 20092009
DATE 20092009
DATE 20082008
DAC 20072007
DATE 20072007
DAC 20062006
DATE 20062006
MoDELS 20062006
DAC 20052005
DATE 20052005
DAC 20042004
DATE v1 20042004
DATE v2 20042004
DAC 20032003
DATE 20032003
DAC 20022002
DAC 20012001
DATE 20012001
DAC 20002000
DATE 20002000
CAV 19991999
DAC 19991999
DATE 19991999
DAC 19981998
DAC 19971997
CAV 19961996
DAC 19961996
DAC 19951995
ICML 19951995
CAV 19941994
DAC 19941994
ICALP 19941994
CAV 19931993
DAC 19931993
CAV 19921992
DAC 19921992
ML 19921992
DAC 19911991
ML 19911991
DAC 19901990
DAC 19891989
DAC 19871987
DAC 19861986
DAC 19851985
DAC 19831983
DAC 19821982
PLDI 20192019
CASE 20172017

Wrote 124 papers:

DATE-2015-BajajNMS #architecture #cyber-physical #effectiveness #reliability
Optimized selection of reliable and cost-effective cyber-physical system architectures (NB, PN, MM, ALSV), pp. 561–566.
DAC-2014-LinRGDS #algorithm #performance
An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems (CWL, LR, PG, JD, ALSV), p. 6.
DATE-2014-IannopolloNTS #contract #design #refinement #scalability
Library-based scalable refinement checking for contract-based design (AI, PN, ST, ALSV), pp. 1–6.
DATE-2014-NuzzoFIS #contract #cyber-physical #design #protocol #safety
Contract-based design of control protocols for safety-critical cyber-physical systems (PN, JBF, AI, ALSV), pp. 1–4.
MoDELS-2014-NataleCSS #adaptation #approach #communication #component #generative
An MDA Approach for the Generation of Communication Adapters Integrating SW and FW Components from Simulink (MDN, FC, AS, ALSV), pp. 353–369.
CAV-2013-PuggelliLSS #nondeterminism #polynomial #verification
Polynomial-Time Verification of PCTL Properties of MDPs with Convex Uncertainties (AP, WL, ALSV, SAS), pp. 527–542.
DATE-2013-VenutoS
Dr. Frankenstein’s dream made possible: implanted electronic devices (DDV, ALSV), pp. 1531–1536.
MoDELS-2012-SindicoNS #architecture #design #industrial #modelling #process
An Industrial System Engineering Process Integrating Model Driven Architecture and Model Based Design (AS, MDN, ALSV), pp. 810–826.
DAC-2011-PuggelliWKS #logic #question #robust #synthesis #tool support
Are logic synthesis tools robust? (AP, TW, AK, ALSV), pp. 633–638.
DATE-2011-LeeS #component #design
Component-based design for the future (EAL, ALSV), p. 1029.
DATE-2010-Sangiovanni-Vincentelli
All things are connected (ALSV), p. 1.
DAC-2009-SunNWS #composition #contract
Contract-based system-level composition of analog circuits (XS, PN, CCW, ALSV), pp. 605–610.
DAC-2009-ZengZNGGS #optimisation #scheduling #using
Scheduling the FlexRay bus using optimization techniques (HZ, WZ, MDN, AG, PG, ALSV), pp. 874–877.
DATE-2009-DensmoreSDPS #design #evaluation #framework #using
UMTS MPSoC design evaluation using a system level design framework (DD, AS, AD, RP, ALSV), pp. 478–483.
DATE-2009-LiNZGSS #dependence #optimisation #protocol
Optimizations of an application-level protocol for enhanced dependability in FlexRay (WL, MDN, WZ, PG, ALSV, SAS), pp. 1076–1081.
DATE-2008-ChatterjeeGHIKPS #logic #realtime #reliability
Logical Reliability of Interacting Real-Time Tasks (KC, AG, TAH, DTI, CMK, CP, ALSV), pp. 909–914.
DATE-2008-ForestFASSN #architecture #physics
Physical Architectures of Automotive Systems (TF, AF, GA, MS, ALSV, MDN), pp. 391–395.
DATE-2008-FrankWESN #analysis #architecture #design #evaluation #standard #tool support
Methods, Tools and Standards for the Analysis, Evaluation and Design of Modern Automotive Architectures (EF, RW, RE, ALSV, MDN), pp. 659–663.
DATE-2008-HeineckeDJMKSN #component #reliability
Software Components for Reliable Automotive Systems (HH, WD, BJ, AM, HK, ALSV, MDN), pp. 549–554.
DATE-2008-MeyerowitzSSL #multi #simulation
Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor (TM, ALSV, MS, DL), pp. 276–279.
DAC-2007-DavareZNPKS #distributed #optimisation #realtime
Period Optimization for Hard Real-time Distributed Automotive Systems (AD, QZ, MDN, CP, SK, ALSV), pp. 278–283.
DAC-2007-SmithCHRSW #difference #industrial #named
Electronics: The New Differential in the Automotive Industry (NS, AC, CH, WCR, ALSV, FW), p. 446.
DATE-2007-ZhengNPGV #distributed #modelling #realtime #synthesis
Synthesis of task and message activation models in real-time distributed automotive systems (WZ, MDN, CP, PG, ALSV), pp. 93–98.
DAC-2006-ZhuKKS #satisfiability
SAT sweeping with local observability don’t-cares (QZ, NK, AK, ALSV), pp. 229–234.
DATE-2006-BoniventoCS #design #industrial #network #platform
Platform-based design of wireless sensor networks for industrial applications (AB, LPC, ALSV), pp. 1103–1107.
DATE-2006-DensmoreDS #analysis #architecture #performance
FPGA architecture characterization for system level performance analysis (DD, AD, ALSV), pp. 734–739.
DATE-2006-KanajanZPS #architecture #distributed #integration #trade-off #using
Exploring trade-off’s between centralized versus decentralized automotive architectures using a virtual integration environment (SK, HZ, CP, ALSV), pp. 548–553.
DATE-2006-MarculescuRS #design #idea #network #question
Is “Network” the next “Big Idea” in design? (RM, JMR, ALSV), pp. 254–256.
DATE-2006-YangCBHS #communication #framework #integration
Communication and co-simulation infrastructure for heterogeneous system integration (GY, XC, FB, HH, ALSV), pp. 462–467.
MoDELS-2006-BertolinoBAS #estimation #modelling #network #performance
Modeling and Early Performance Estimation for Network Processor Applications (AB, AB, GDA, ALSV), pp. 753–767.
DAC-2005-BernardinisNV #design #platform
Mixed signal design space exploration through analog platforms (FDB, PN, ALSV), pp. 875–880.
DAC-2005-ChenDHSW #analysis #concurrent #design #simulation
Simulation based deadlock analysis for system level designs (XC, AD, HH, ALSV, YW), pp. 260–265.
DATE-2005-BaleaniFMSFSW #design #development #embedded #modelling
Correct-by-Construction Transformations across Design Environments for Model-Based Embedded Software Development (MB, AF, LM, ALSV, UF, ES, HJW), pp. 1044–1049.
DATE-2005-Sangiovanni-Vincentelli #design #evolution #question
Integrated Electronics in the Car and the Design Chain Evolution or Revolution? (ALSV), pp. 532–533.
DAC-2004-DavareLKS #implementation #performance #specification
The best of both worlds: the efficient asynchronous implementation of synchronous specifications (AD, KL, AK, ALSV), pp. 588–591.
DAC-2004-Sangiovanni-VincentelliCBS #challenge #design #platform
Benefits and challenges for platform-based design (ALSV, LPC, FDB, MS), pp. 409–414.
DATE-v1-2004-BernardinisS #design
A Methodology for System-Level Analog Design Space Exploration (FDB, ALSV), pp. 676–677.
DATE-v1-2004-DensmoreRS #architecture #development #framework #refinement
Microarchitecture Development via Metropolis Successive Platform Refinement (DD, SR, ALSV), pp. 346–351.
DATE-v2-2004-NardiS #synthesis
Synthesis for Manufacturability: A Sanity Check (AN, ALSV), pp. 796–803.
DATE-v2-2004-PinelloCS #deployment #embedded #fault tolerance #realtime
Fault-Tolerant Deployment of Embedded Software for Cost-Sensitive Real-Time Feedback-Control Applications (CP, LPC, ALSV), pp. 1164–1169.
DAC-2003-BernardinisJS #performance #representation
Support vector machines for analog circuit performance representation (FDB, MIJ, ALSV), pp. 964–969.
DAC-2003-MeyerowitzPS #policy #realtime #scheduling
A tool for describing and evaluating hierarchical real-time bus scheduling policies (TM, CP, ALSV), pp. 312–317.
DATE-2003-MangerucaFSPP #case study #design #detection #embedded
System Level Design of Embedded Controllers: Knock Detection, A Case Study in the Automotive Domain (LM, AF, ALSV, AP, MP), pp. 20232–20237.
DATE-2003-YevtushenkoVBPS #equation
Equisolvability of Series vs. Controller’s Topology in Synchronous Language Equations (NY, TV, RKB, AP, ALSV), pp. 11154–11155.
DAC-2002-PintoCS #communication #constraints #synthesis
Constraint-driven communication synthesis (AP, LPC, ALSV), pp. 783–788.
DAC-2001-DanielSW #analysis #performance #using
Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect (LD, ALSV, JW), pp. 563–566.
DAC-2001-SgroiSMKMRS #design
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design (MS, MS, AM, KK, SM, JMR, ALSV), pp. 667–672.
DATE-2001-SilvaSAGLSTSRNSW #design #network
Design methodology for PicoRadio networks (JLdSJ, JS, MJA, CG, SFL, RCS, TT, MS, JMR, BN, ALSV, PKW), pp. 314–325.
DAC-2000-CarloniS #analysis #latency #optimisation #performance
Performance analysis and optimization of latency insensitive systems (LPC, ALSV), pp. 361–367.
DAC-2000-CortadellaKLMMPWS #embedded #generative #scheduling
Task generation and compile-time scheduling for mixed data-control embedded software (JC, AK, LL, MM, SM, CP, YW, ALSV), pp. 489–494.
DAC-2000-HsiehBLS #design #embedded #performance
Efficient methods for embedded system design space exploration (HH, FB, LL, ALSV), pp. 607–612.
DAC-2000-NataleSB #constraints #scheduling
Task scheduling with RT constraints (MDN, ALSV, FB), pp. 483–488.
DATE-2000-BaleaniFST
HW/SW Codesign of an Engine Management System (MB, AF, ALSV, CT), pp. 263–267.
DATE-2000-KimLS #embedded #optimisation
Free MDD-Based Software Optimization Techniques for Embedded Systems (CK, LL, ALSV), pp. 14–18.
CAV-1999-CarloniMS #latency #protocol
Latency Insensitive Protocols (LPC, KLM, ALSV), pp. 123–133.
DAC-1999-BanerjeeMSH #on the
On Thermal Effects in Deep Sub-Micron VLSI Interconnects (KB, AM, ALSV, CH), pp. 885–891.
DAC-1999-CamposanoKFSL #design #embedded
HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night (RC, KK, JF, ALSV, JL), pp. 76–77.
DAC-1999-KhatriMBOS #layout #novel
A Novel VLSI Layout Fabric for Deep Sub-Micron Applications (SPK, AM, RKB, RHJMO, ALSV), pp. 491–496.
DATE-1999-TabbaraSSFL #modelling #performance #using
Fast Hardware-Software Co-simulation Using VHDL Models (BT, MS, ALSV, EF, LL), p. 309–?.
DAC-1998-CuattoPLJDSS #case study #design #embedded
A Case Study in Embedded System Design: An Engine Control Unit (TC, CP, LL, AJ, AD, CS, ALSV), pp. 804–807.
DAC-1998-PasseroneRS #automation #interface #protocol #synthesis
Automatic Synthesis of Interfaces Between Incompatible Protocols (RP, JAR, ALSV), pp. 8–13.
DAC-1997-BalarinS #embedded #realtime #validation
Schedule Validation for Embedded Reactive Real-Time Systems (FB, ALSV), pp. 52–57.
DAC-1997-PasseroneLCS #analysis #hardware #performance #prototype #trade-off
Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis (CP, LL, MC, ALSV), pp. 389–394.
DAC-1997-RowsonS #design #interface
Interface-Based Design (JAR, ALSV), pp. 178–183.
CAV-1996-BraytonHSSACEKKPQRSSSV #named #synthesis #verification
VIS: A System for Verification and Synthesis (RKB, GDH, ALSV, FS, AA, STC, SAE, SPK, YK, AP, SQ, RKR, SS, TRS, GS, TV), pp. 428–432.
DAC-1996-BalarinHJLS #embedded #network #verification
Formal Verification of Embedded Systems based on CFSM Networks (FB, HH, AJ, LL, ALSV), pp. 568–571.
DAC-1996-KhatriNKMBS #automaton #nondeterminism
Engineering Change in a Non-Deterministic FSM Setting (SPK, AN, SCK, KLM, RKB, ALSV), pp. 451–456.
DAC-1996-MiliozziVCMS #design #modelling #using
Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design (PM, IV, EC, EM, ALSV), pp. 227–232.
DAC-1996-SanghaviRBS #memory management #performance
High Performance BDD Package By Exploiting Memory Hiercharchy (JVS, RKR, RKB, ALSV), pp. 635–640.
DAC-1996-Sangiovanni-VincentelliMS #verification
Verification of Electronic Systems (ALSV, PCM, AS), pp. 106–111.
DAC-1996-SuzukiS #estimation #hardware #performance
Efficient Software Performance Estimation Methods for Hardware/Software Codesign (KS, ALSV), pp. 605–610.
DAC-1995-ChiodoGJLHSSS #embedded #source code #synthesis
Synthesis of Software Programs for Embedded Control Applications (MC, PG, AJ, LL, HH, KS, ALSV, ES), pp. 587–592.
DAC-1995-LavagnoMSS #design #power management #synthesis
Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool (LL, PCM, AS, ALSV), pp. 254–260.
ICML-1995-OliveiraS #graph #order
Inferring Reduced Ordered Decision Graphs of Minimum Description Length (ALO, ALSV), pp. 421–429.
CAV-1994-BalarinS #automation #invariant #network #on the
On the Automatic Computation of Network Invariants (FB, ALSV), pp. 234–246.
DAC-1994-AzizBCHKKRSSTWBS #named #verification
HSIS: A BDD-Based Environment for Formal Verification (AA, FB, STC, RH, TK, SCK, RKR, TRS, VS, ST, HYW, RKB, ALSV), pp. 454–459.
DAC-1994-BenedettoLSY #problem
Chain Closure: A Problem in Molecular CAD (MDDB, PL, ALSV, KY), pp. 497–502.
DAC-1994-CharbonMPS #optimisation
Simultaneous Placement and Module Optimization of Analog IC’s (EC, EM, DP, ALSV), pp. 31–35.
DAC-1994-KamVBS #algorithm
A Fully Implicit Algorithm for Exact State Minimization (TK, TV, RKB, ALSV), pp. 684–690.
DAC-1994-LamBS #finite #state machine
Exact Minimum Cycle Times for Finite State Machines (WKCL, RKB, ALSV), pp. 100–105.
DAC-1994-MurgaiBS #composition #encoding #functional #using
Optimum Functional Decomposition Using Encoding (RM, RKB, ALSV), pp. 408–414.
DAC-1994-SaldanhaHMBS #optimisation #performance #using
Performance Optimization Using Exact Sensitization (AS, HH, PCM, RKB, ALSV), pp. 425–429.
DAC-1994-ShipleHSB #heuristic #using
Heuristic Minimization of BDDs Using Don’t Cares (TRS, RH, ALSV, RKB), pp. 225–231.
ICALP-1994-AzizSBBS
Equivalences for Fair Kripke Structures (AA, VS, FB, RKB, ALSV), pp. 364–375.
CAV-1993-BalarinS #approach
An Iterative Approach to Language Containment (FB, ALSV), pp. 29–40.
DAC-1993-KawarabayashiSS #verification
A Verification Technique for Gated Clock (MK, NVS, ALSV), pp. 123–127.
DAC-1993-LamBS #modelling #using
Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions (WKCL, RKB, ALSV), pp. 128–134.
DAC-1993-LamSBS #fault #performance #trade-off
Delay Fault Coverage and Performance Tradeoffs (WKCL, AS, RKB, ALSV), pp. 446–452.
DAC-1993-LiuCS #behaviour #simulation #using #verification
Analog System Verification in the Presence of Parasitics Using Behavioral Simulation (EWYL, HCC, ALSV), pp. 159–163.
DAC-1993-McGeerSBS #logic #named
Espresso-Signature: A New Exact Minimizer for Logic Functions (PCM, JVS, RKB, ALSV), pp. 618–624.
DAC-1993-MurgaiBS #array #programmable #synthesis
Sequential Synthesis for Table Look Up Programmable Gate Arrays (RM, RKB, ALSV), pp. 224–229.
DAC-1993-ShenoyBS #multi #pipes and filters
Resynthesis of Multi-Phase Pipelines (NVS, RKB, ALSV), pp. 490–496.
CAV-1992-BalarinS #verification
A Verification Strategy for Timing-Constrained Systems (FB, ALSV), pp. 151–163.
CAV-1992-ShipleCSB #automation #composition #model checking #reduction
Automatic Reduction in CTL Compositional Model Checking (TRS, MC, ALSV, RKB), pp. 234–247.
DAC-1992-LavagnoMBS #graph #problem
Solving the State Assignment Problem for Signal Transition Graphs (LL, CWM, RKB, ALSV), pp. 568–572.
DAC-1992-MurgaiBS #algorithm #multi #synthesis
An Improved Synthesis Algorithm for Multiplexor-Based PGA’s (RM, RKB, ALSV), pp. 380–386.
DAC-1992-SaldanhaBS #equivalence #generative #robust #testing
Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation (AS, RKB, ALSV), pp. 173–176.
DAC-1992-SaldanhaBS92a #algorithm #revisited
Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited (AS, RKB, ALSV), pp. 245–248.
DAC-1992-ShenoySBS #equivalence #on the
On the Temporal Equivalence of Sequential Circuits (NVS, KJS, RKB, ALSV), pp. 405–409.
ML-1992-OliveiraS #feature model #induction #using
Constructive Induction Using a Non-Greedy Strategy for Feature Selection (ALO, ALSV), pp. 355–360.
DAC-1991-LavagnoKS #algorithm #synthesis
Algorithms for Synthesis of Hazard-Free Asynchronous Circuits (LL, KK, ALSV), pp. 302–308.
DAC-1991-SaldanhaVBS #constraints #encoding #framework
A Framework for Satisfying Input and Output Encoding Constraints (AS, TV, RKB, ALSV), pp. 170–175.
ML-1991-OliveiraS #concept #learning #network
Learning Concepts by Synthesizing Minimal Threshold Gate Networks (ALO, ALSV), pp. 193–197.
DAC-1990-CasottoNS #design
Design Management Based on Design Traces (AC, ARN, ALSV), pp. 136–141.
DAC-1990-ChoudhuryS #constraints #generative
Constraint Generation for Routing Analog Circuits (UC, ALSV), pp. 561–566.
DAC-1990-MalikBNS #logic #multi
Reduced Offsets for Two-Level Multi-Valued Logic Minimization (AAM, RKB, ARN, ALSV), pp. 290–296.
DAC-1990-MurgaiNSBS #array #logic #programmable #synthesis
Logic Synthesis for Programmable Gate Arrays (RM, YN, NVS, RKB, ALSV), pp. 620–625.
DAC-1990-SinghS #algorithm #heuristic #problem
A Heuristic Algorithm for the Fanout Problem (KJS, ALSV), pp. 357–360.
DAC-1989-IgusaBS
ORCA a Sea-of-Gates Place and Route System (MI, MB, ALSV), pp. 122–127.
DAC-1989-SaldanhaWBS #logic #multi #using
Multi-level Logic Simplification Using Don’t Cares and Filters (AS, ARW, RKB, ALSV), pp. 277–282.
DAC-1989-VillaS #finite #implementation #logic #named #state machine
NOVA: State Assignment of Finite State Machines for Optimal Two-level Logic Implementations (TV, ALSV), pp. 327–332.
DAC-1989-WeinerS #analysis #logic #synthesis
Timing Analysis in a Logic Synthesis Environment (NW, ALSV), pp. 655–661.
DAC-1987-MaDSW #algorithm #implementation #logic #parallel #verification
Logic Verification Algorithms and Their Parallel Implementation (HKTM, SD, ALSV, RW), pp. 283–290.
DAC-1987-WebberS #simulation
Circuit Simulation on the Connection Machine (DMW, ALSV), pp. 108–113.
DAC-1986-BraunBDMMRS #multi #named
Chameleon: a new multi-layer channel router (DB, JLB, SD, HKTM, KM, FR, ALSV), pp. 495–502.
DAC-1986-MaS #estimation #fault
Mixed-level fault coverage estimation (HKTM, ALSV), pp. 553–559.
DAC-1986-SechenS #standard
TimberWolf3.2: a new standard cell placement and global routing package (CS, ALSV), pp. 432–439.
DAC-1986-ShinSS #2d
Two-dimensional compaction by “zone refining” (HS, ALSV, CHS), pp. 115–122.
DAC-1985-WeiS #generative #named
PLATYPUS: a PLA test pattern generation tool (RSW, ALSV), pp. 197–203.
DAC-1983-MicheliS #array #logic #multi #named #programmable
PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of Programmable Logic Arrays (GDM, ALSV), pp. 530–537.
DAC-1982-HachtelNS #array #logic #programmable
Techniques for programmable logic array folding (GDH, ARN, ALSV), pp. 147–155.
DAC-1982-LelarasmeeS #named #scalability
Relax: A new circuit for large scale MOS integrated circuits (EL, ALSV), pp. 682–687.
PLDI-2019-FremontDGYSS #generative #named #specification
Scenic: a language for scenario specification and scene generation (DJF, TD, SG, XY, ALSV, SAS), pp. 63–78.
CASE-2017-JinMNS #flexibility #modelling #online #topic
Online computation of polytopic flexibility models for demand shifting applications (BJ, MM, PN, ALSV), pp. 900–905.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.