Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

P. Sadayappan, V. Visvanathan
Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers
DAC, 1989.

DAC 1989
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1989-SadayappanV,
	author        = "P. Sadayappan and V. Visvanathan",
	booktitle     = "{Proceedings of the 26th Design Automation Conference}",
	doi           = "10.1145/74382.74386",
	pages         = "13--18",
	publisher     = "{ACM Press}",
	title         = "{Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers}",
	year          = 1989,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.