Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Saeideh Shirinzadeh, Mathias Soeken, Pierre-Emmanuel Gaillardon, Rolf Drechsler
Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs
DATE, 2016.

DATE 2016
DBLP
Scholar
IEEE Xplore
Full names Links ISxN
@inproceedings{DATE-2016-ShirinzadehSGD,
	author        = "Saeideh Shirinzadeh and Mathias Soeken and Pierre-Emmanuel Gaillardon and Rolf Drechsler",
	booktitle     = "{Proceedings of the 20th Conference and Exhibition on Design, Automation and Test in Europe}",
	ee            = "http://ieeexplore.ieee.org/document/7459444/",
	isbn          = "978-3-9815-3707-9",
	pages         = "948--953",
	publisher     = "{IEEE}",
	title         = "{Fast logic synthesis for RRAM-based in-memory computing using Majority-Inverter Graphs}",
	year          = 2016,
}


Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.