Compromising FPGA SoCs using malicious hardware blocks
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Nisha Jacob, Carsten Rolfes, Andreas Zankl, Johann Heyszl, Georg Sigl
Compromising FPGA SoCs using malicious hardware blocks
DATE, 2017.

DATE 2017
DBLP
Scholar
ACM DL
DOI
Full names Links ISxN
@inproceedings{DATE-2017-JacobRZHS,
	author        = "Nisha Jacob and Carsten Rolfes and Andreas Zankl and Johann Heyszl and Georg Sigl",
	booktitle     = "{Proceedings of the 21st Conference and Exhibition on Design, Automation and Test in Europe}",
	doi           = "10.23919/DATE.2017.7927157",
	isbn          = "978-3-9815370-8-6",
	pages         = "1122--1127",
	publisher     = "{IEEE}",
	title         = "{Compromising FPGA SoCs using malicious hardware blocks}",
	year          = 2017,
}


Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.