Modular Deductive Verification of Multiprocessor Hardware Designs
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Muralidaran Vijayaraghavan, Adam Chlipala, Arvind, Nirav Dave
Modular Deductive Verification of Multiprocessor Hardware Designs
CAV, 2015.

CAV p2 2015
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{CAV-2015-VijayaraghavanC,
	author        = "Muralidaran Vijayaraghavan and Adam Chlipala and Arvind and Nirav Dave",
	booktitle     = "{Proceedings of the 27th International Conference on Computer Aided Verification, Part II}",
	doi           = "10.1007/978-3-319-21668-3_7",
	isbn          = "978-3-319-21667-6",
	pages         = "109--127",
	publisher     = "{Springer International Publishing}",
	series        = "{Lecture Notes in Computer Science}",
	title         = "{Modular Deductive Verification of Multiprocessor Hardware Designs}",
	volume        = 9207,
	year          = 2015,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.