A Compaction Method for Full Chip VLSI Layouts
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Joseph Dao, Nobu Matsumoto, Tsuneo Hamai, Chusei Ogawa, Shojiro Mori
A Compaction Method for Full Chip VLSI Layouts
DAC, 1993.

DAC 1993
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1993-DaoMHOM,
	author        = "Joseph Dao and Nobu Matsumoto and Tsuneo Hamai and Chusei Ogawa and Shojiro Mori",
	booktitle     = "{Proceedings of the 30th Design Automation Conference}",
	doi           = "10.1145/157485.164953",
	isbn          = "0-89791-577-1",
	pages         = "407--412",
	publisher     = "{ACM Press}",
	title         = "{A Compaction Method for Full Chip VLSI Layouts}",
	year          = 1993,
}


Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.