A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Joon-Seo Yim, Seong-Ok Bae, Chong-Min Kyung
A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs
DAC, 1999.

DAC 1999
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1999-YimBK,
	author        = "Joon-Seo Yim and Seong-Ok Bae and Chong-Min Kyung",
	booktitle     = "{Proceedings of the 36th Design Automation Conference}",
	doi           = "10.1145/309847.310054",
	pages         = "766--771",
	publisher     = "{ACM Press}",
	title         = "{A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs}",
	year          = 1999,
}


Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.