MINFLOTRANSIT: min-cost flow based transistor sizing tool
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Vijay Sundararajan, Sachin S. Sapatnekar, Keshab K. Parhi
MINFLOTRANSIT: min-cost flow based transistor sizing tool
DAC, 2000.

DAC 2000
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2000-SundararajanSP,
	author        = "Vijay Sundararajan and Sachin S. Sapatnekar and Keshab K. Parhi",
	booktitle     = "{Proceedings of the 37th Design Automation Conference}",
	doi           = "10.1145/337292.337606",
	pages         = "649--664",
	publisher     = "{ACM}",
	title         = "{MINFLOTRANSIT: min-cost flow based transistor sizing tool}",
	year          = 2000,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.