Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Saurabh K. Tiwary, Pragati K. Tiwary, Rob A. Rutenbar
Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration
DAC, 2006.

DAC 2006
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2006-TiwaryTR,
	author        = "Saurabh K. Tiwary and Pragati K. Tiwary and Rob A. Rutenbar",
	booktitle     = "{Proceedings of the 43rd Design Automation Conference}",
	doi           = "10.1145/1146909.1146921",
	isbn          = "1-59593-381-6",
	pages         = "31--36",
	publisher     = "{ACM}",
	title         = "{Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration}",
	year          = 2006,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.