FPGA area reduction by multi-output function based sequential resynthesis
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Yu Hu, Victor Shih, Rupak Majumdar, Lei He
FPGA area reduction by multi-output function based sequential resynthesis
DAC, 2008.

DAC 2008
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2008-HuSMH,
	author        = "Yu Hu and Victor Shih and Rupak Majumdar and Lei He",
	booktitle     = "{Proceedings of the 45th Design Automation Conference}",
	doi           = "10.1145/1391469.1391478",
	isbn          = "978-1-60558-115-6",
	pages         = "24--29",
	publisher     = "{ACM}",
	title         = "{FPGA area reduction by multi-output function based sequential resynthesis}",
	year          = 2008,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.