Automated transistor sizing for FPGA architecture exploration
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Ian Kuon, Jonathan Rose
Automated transistor sizing for FPGA architecture exploration
DAC, 2008.

DAC 2008
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2008-KuonR,
	author        = "Ian Kuon and Jonathan Rose",
	booktitle     = "{Proceedings of the 45th Design Automation Conference}",
	doi           = "10.1145/1391469.1391671",
	isbn          = "978-1-60558-115-6",
	pages         = "792--795",
	publisher     = "{ACM}",
	title         = "{Automated transistor sizing for FPGA architecture exploration}",
	year          = 2008,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.