Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Miroslav N. Velev
Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer
DATE, 2002.

DATE 2002
DBLP
Scholar
ACM DL
DOI
Full names Links ISxN
@inproceedings{DATE-2002-Velev,
	acmid         = "874524",
	author        = "Miroslav N. Velev",
	booktitle     = "{Proceedings of the Seventh Conference on Design, Automation and Test in Europe}",
	doi           = "10.1109/DATE.2002.998246",
	isbn          = "0-7695-1471-5",
	pages         = "28--35",
	publisher     = "{IEEE Computer Society}",
	title         = "{Using Rewriting Rules and Positive Equality to Formally Verify Wide-Issue Out-of-Order Microprocessors with a Reorder Buffer}",
	year          = 2002,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.