Reuse-aware modulo scheduling for stream processors
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Li Wang, Jingling Xue, Xuejun Yang
Reuse-aware modulo scheduling for stream processors
DATE, 2010.

DATE 2010
DBLP
Scholar
Full names Links ISxN
@inproceedings{DATE-2010-WangXY,
	author        = "Li Wang and Jingling Xue and Xuejun Yang",
	booktitle     = "{Proceedings of the 14th Conference on Design, Automation and Test in Europe}",
	pages         = "1112--1117",
	publisher     = "{IEEE}",
	title         = "{Reuse-aware modulo scheduling for stream processors}",
	year          = 2010,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.