Correction prediction: Reducing error correction latency for on-chip memories
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Henry Duwe, Xun Jian, Rakesh Kumar
Correction prediction: Reducing error correction latency for on-chip memories
HPCA, 2015.

HPCA 2015
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{HPCA-2015-DuweJ0,
	author        = "Henry Duwe and Xun Jian and Rakesh Kumar",
	booktitle     = "{Proceedings of the 21st International Symposium on High-Performance Computer Architecture}",
	doi           = "10.1109/HPCA.2015.7056055",
	isbn          = "978-1-4799-8930-0",
	pages         = "463--475",
	publisher     = "{IEEE}",
	title         = "{Correction prediction: Reducing error correction latency for on-chip memories}",
	year          = 2015,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.