Transistor Size Optimization in the Tailor Layout System
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

David Marple
Transistor Size Optimization in the Tailor Layout System
DAC, 1989.

DAC 1989
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1989-Marple,
	author        = "David Marple",
	booktitle     = "{Proceedings of the 26th Design Automation Conference}",
	doi           = "10.1145/74382.74391",
	pages         = "43--48",
	publisher     = "{ACM Press}",
	title         = "{Transistor Size Optimization in the Tailor Layout System}",
	year          = 1989,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.