Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Clayton B. McDonald, Randal E. Bryant
Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis
DAC, 2001.

DAC 2001
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2001-McDonaldB,
	author        = "Clayton B. McDonald and Randal E. Bryant",
	booktitle     = "{Proceedings of the 38th Design Automation Conference}",
	doi           = "10.1145/378239.378486",
	isbn          = "1-58113-297-2",
	pages         = "283--288",
	publisher     = "{ACM}",
	title         = "{Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis}",
	year          = 2001,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.