Circuit partitioning for efficient logic BIST synthesis
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

A. Irion, Gundolf Kiefer, Harald P. E. Vranken, Hans-Joachim Wunderlich
Circuit partitioning for efficient logic BIST synthesis
DATE, 2001.

DATE 2001
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DATE-2001-IrionKVW,
	author        = "A. Irion and Gundolf Kiefer and Harald P. E. Vranken and Hans-Joachim Wunderlich",
	booktitle     = "{Proceedings of the Sixth Conference on Design, Automation and Test in Europe}",
	doi           = "10.1145/367072.367099",
	isbn          = "0-7695-0993-2",
	pages         = "86--91",
	publisher     = "{ACM}",
	title         = "{Circuit partitioning for efficient logic BIST synthesis}",
	year          = 2001,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.