Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Arvind Singh, Monodeep Kar, Nikhil Chawla, Saibal Mukhopadhyay
Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit
DATE, 2019.

DATE 2019
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DATE-2019-SinghKCM,
	author        = "Arvind Singh and Monodeep Kar and Nikhil Chawla and Saibal Mukhopadhyay",
	booktitle     = "{Proceedings of the 23rd Conference and Exhibition on Design, Automation and Test in Europe}",
	doi           = "10.23919/DATE.2019.8715058",
	isbn          = "978-3-9819263-2-3",
	pages         = "19--24",
	publisher     = "{IEEE}",
	title         = "{Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit}",
	year          = 2019,
}


Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.