Used together with:
iter
(1)
detect
(1)
circuit
(1)
fulli
(1)
parameter
(1)
Stem
verifc$ (
all stems
)
1 papers:
TACAS-1996-Margaria
#automation
#detection
#fault
Fully Automatic Verifcation and Error Detection for Parameterized Iterative Sequential Circuits (
TMS
), pp. 258–277.
Bibliography of Software Language Engineering in Generated Hypertext
(
BibSLEIGH
) is created and maintained by
Dr. Vadim Zaytsev
.
Hosted as a part of
SLEBOK
on
GitHub
.