Escher — a geometrical layout system for recursively defined circuits
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Edmund M. Clarke, Yulin Feng
Escher — a geometrical layout system for recursively defined circuits
DAC, 1986.

DAC 1986
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1986-ClarkeF,
	author        = "Edmund M. Clarke and Yulin Feng",
	booktitle     = "{Proceedings of the 23rd Design Automation Conference}",
	doi           = "10.1145/318013.318126",
	pages         = "650--653",
	publisher     = "{IEEE Computer Society Press}",
	title         = "{Escher — a geometrical layout system for recursively defined circuits}",
	year          = 1986,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.