Rule-based VLSI Verification System Constrained by Layout Parasitics
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Jacques Wenin, Johan Verhasselt, Marc Van Camp, Jean Leonard, Pierre Guebels
Rule-based VLSI Verification System Constrained by Layout Parasitics
DAC, 1989.

DAC 1989
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1989-WeninVCLG,
	author        = "Jacques Wenin and Johan Verhasselt and Marc Van Camp and Jean Leonard and Pierre Guebels",
	booktitle     = "{Proceedings of the 26th Design Automation Conference}",
	doi           = "10.1145/74382.74499",
	pages         = "662--667",
	publisher     = "{ACM Press}",
	title         = "{Rule-based VLSI Verification System Constrained by Layout Parasitics}",
	year          = 1989,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.