Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Tong Li, Ching-Han Tsai, Elyse Rosenbaum, Sung-Mo Kang
Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation
DAC, 1999.

DAC 1999
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1999-LiTRK,
	author        = "Tong Li and Ching-Han Tsai and Elyse Rosenbaum and Sung-Mo Kang",
	booktitle     = "{Proceedings of the 36th Design Automation Conference}",
	doi           = "10.1145/309847.309996",
	pages         = "549--554",
	publisher     = "{ACM Press}",
	title         = "{Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation}",
	year          = 1999,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.