Convex delay models for transistor sizing
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Mahesh Ketkar, Kishore Kasamsetty, Sachin S. Sapatnekar
Convex delay models for transistor sizing
DAC, 2000.

DAC 2000
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2000-KetkarKS,
	author        = "Mahesh Ketkar and Kishore Kasamsetty and Sachin S. Sapatnekar",
	booktitle     = "{Proceedings of the 37th Design Automation Conference}",
	doi           = "10.1145/337292.337607",
	pages         = "655--660",
	publisher     = "{ACM}",
	title         = "{Convex delay models for transistor sizing}",
	year          = 2000,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.