Remembrance of circuits past: macromodeling by data mining in large analog design spaces
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Hongzhou Liu, Amith Singhee, Rob A. Rutenbar, L. Richard Carley
Remembrance of circuits past: macromodeling by data mining in large analog design spaces
DAC, 2002.

DAC 2002
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2002-LiuSRC,
	author        = "Hongzhou Liu and Amith Singhee and Rob A. Rutenbar and L. Richard Carley",
	booktitle     = "{Proceedings of the 39th Design Automation Conference}",
	doi           = "10.1145/513918.514030",
	isbn          = "1-58113-461-4",
	pages         = "437--442",
	publisher     = "{ACM}",
	title         = "{Remembrance of circuits past: macromodeling by data mining in large analog design spaces}",
	year          = 2002,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.