Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

V. Vasudevan
Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits
DAC, 2005.

DAC 2005
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2005-Vasudevan,
	author        = "V. Vasudevan",
	booktitle     = "{Proceedings of the 42nd Design Automation Conference}",
	doi           = "10.1145/1065579.1065685",
	isbn          = "1-59593-058-2",
	pages         = "397--402",
	publisher     = "{ACM}",
	title         = "{Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits}",
	year          = 2005,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.