Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Mohammad Ali Ghodrat, Kanishka Lahiri, Anand Raghunathan
Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation
DAC, 2007.

DAC 2007
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2007-GhodratLR,
	author        = "Mohammad Ali Ghodrat and Kanishka Lahiri and Anand Raghunathan",
	booktitle     = "{Proceedings of the 44th Design Automation Conference}",
	doi           = "10.1145/1278480.1278697",
	pages         = "883--886",
	publisher     = "{IEEE}",
	title         = "{Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation}",
	year          = 2007,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.