Improving STT MRAM storage density through smaller-than-worst-case transistor sizing
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Wei Xu, Yiran Chen, Xiaobin Wang, Tong Zhang
Improving STT MRAM storage density through smaller-than-worst-case transistor sizing
DAC, 2009.

DAC 2009
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2009-XuCWZ,
	author        = "Wei Xu and Yiran Chen and Xiaobin Wang and Tong Zhang",
	booktitle     = "{Proceedings of the 46th Design Automation Conference}",
	doi           = "10.1145/1629911.1629936",
	isbn          = "978-1-60558-497-3",
	pages         = "87--90",
	publisher     = "{ACM}",
	title         = "{Improving STT MRAM storage density through smaller-than-worst-case transistor sizing}",
	year          = 2009,
}


Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.