A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Norbert Fröhlich, Volker Glöckel, Josef Fleischmann
A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level
DATE, 2000.

DATE 2000
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DATE-2000-FrohlichGF,
	author        = "Norbert Fröhlich and Volker Glöckel and Josef Fleischmann",
	booktitle     = "{Proceedings of the Fifth Conference on Design, Automation and Test in Europe}",
	doi           = "10.1109/DATE.2000.840860",
	isbn          = "0-7695-0537-6",
	pages         = "679--684",
	publisher     = "{IEEE Computer Society}",
	title         = "{A New Partitioning Method for Parallel Simulation of VLSI Circuits on Transistor Level}",
	year          = 2000,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.