BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
1 × India
5 × USA
Collaborated with:
H.Boehm K.Bhandari S.Liu S.Mannarswamy R.Hundt P.Banerjee P.G.Joisha R.S.Schreiber K.Rajan S.Saraswati S.W.Son M.T.Kandemir M.Karaköy S.Moon X.D.Li L.A.Lozano U.Srinivasan
Talks about:
memori (4) compil (3) optim (3) transact (2) volatil (2) softwar (2) perform (2) analysi (2) select (2) effect (2)

Person: Dhruva R. Chakrabarti

DBLP DBLP: Chakrabarti:Dhruva_R=

Contributed to:

OOPSLA 20142014
CGO 20112011
POPL 20112011
PPoPP 20102010
PPoPP 20092009
CGO 20062006
CGO 20042004
OOPSLA 20162016

Wrote 10 papers:

OOPSLA-2014-ChakrabartiBB #consistency #memory management #named
Atlas: leveraging locks for non-volatile memory consistency (DRC, HJB, KB), pp. 433–452.
CGO-2011-ChakrabartiBBJS #graph #memory management #optimisation #runtime #transaction
The runtime abort graph and its application to software transactional memory optimization (DRC, PB, HJB, PGJ, RSS), pp. 42–53.
POPL-2011-JoishaSBBC #automation #compilation #effectiveness #optimisation #parallel #reuse #thread #using
A technique for the effective and automatic reuse of classical compiler optimizations on multithreaded code (PGJ, RSS, PB, HJB, DRC), pp. 623–636.
PPoPP-2010-Chakrabarti #abstraction #analysis #effectiveness #performance #source code
New abstractions for effective performance analysis of STM programs (DRC), pp. 333–334.
PPoPP-2010-MannarswamyCRS #compilation #memory management #performance #transaction
Compiler aided selective lock assignment for improving the performance of software transactional memory (SM, DRC, KR, SS), pp. 37–46.
PPoPP-2009-SonKKC #multi
A compiler-directed data prefetching scheme for chip multiprocessors (SWS, MTK, MK, DRC), pp. 209–218.
CGO-2006-ChakrabartiL #analysis #heuristic
Inline Analysis: Beyond Selection Heuristics (DRC, SML), pp. 221–232.
CGO-2006-HundtMC #layout #optimisation
Practical Structure Layout Optimization and Advice (RH, SM, DRC), pp. 233–244.
CGO-2004-MoonLHCLSL #framework #named #scalability
SYZYGY — A Framework for Scalable Cross-Module IPO (SM, XDL, RH, DRC, LAL, US, SML), pp. 65–74.
OOPSLA-2016-BhandariCB #memory management #named #performance
Makalu: fast recoverable allocation of non-volatile memory (KB, DRC, HJB), pp. 677–694.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.