Travelled to:
1 × Germany
Collaborated with:
M.Hutton R.Yuan G.Baeckler S.Cheung K.K.Chua H.K.Phoo
Talks about:
methodolog (1) synthesi (1) structur (1) verif (1) fpga (1) asic (1)
Person: Jay Schleicher
DBLP: Schleicher:Jay
Contributed to:
Wrote 1 papers:
- DATE-DF-2006-HuttonYSBCCP #synthesis #verification
- A methodology for FPGA to structured-ASIC synthesis and verification (MH, RY, JS, GB, SC, KKC, HKP), pp. 64–69.