Deadlock analysis in the design of data-flow circuits
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Chu S. Jhon, Robert M. Keller
Deadlock analysis in the design of data-flow circuits
DAC, 1984.

DAC 1984
DBLP
Scholar
Full names Links ISxN
@inproceedings{DAC-1984-JhonK,
	acmid         = "800889",
	author        = "Chu S. Jhon and Robert M. Keller",
	booktitle     = "{Proceedings of the 21st Design Automation Conference}",
	isbn          = "0-8186-0542-1",
	pages         = "705--707",
	publisher     = "{ACM/IEEE}",
	title         = "{Deadlock analysis in the design of data-flow circuits}",
	year          = 1984,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.