Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Miroslav N. Velev, Randal E. Bryant
Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction
DAC, 2000.

DAC 2000
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2000-VelevB,
	author        = "Miroslav N. Velev and Randal E. Bryant",
	booktitle     = "{Proceedings of the 37th Design Automation Conference}",
	doi           = "10.1145/337292.337331",
	pages         = "112--117",
	publisher     = "{ACM}",
	title         = "{Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction}",
	year          = 2000,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.