Design of a 17-million gate network processor using a design factory
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Gilles-Eric Descamps, Satish Bagalkotkar, Subramaniam Ganesan, Satish Iyengar, Alain Pirson
Design of a 17-million gate network processor using a design factory
DAC, 2003.

DAC 2003
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2003-DescampsBGIP,
	author        = "Gilles-Eric Descamps and Satish Bagalkotkar and Subramaniam Ganesan and Satish Iyengar and Alain Pirson",
	booktitle     = "{Proceedings of the 40th Design Automation Conference}",
	doi           = "10.1145/775832.776045",
	isbn          = "1-58113-688-9",
	pages         = "844--849",
	publisher     = "{ACM}",
	title         = "{Design of a 17-million gate network processor using a design factory}",
	year          = 2003,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.