Using Combinational Verification for Sequential Circuits
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Rajeev K. Ranjan, Vigyan Singhal, Fabio Somenzi, Robert K. Brayton
Using Combinational Verification for Sequential Circuits
DATE, 1999.

DATE 1999
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DATE-1999-RanjanSSB,
	author        = "Rajeev K. Ranjan and Vigyan Singhal and Fabio Somenzi and Robert K. Brayton",
	booktitle     = "{Proceedings of the Fourth Conference on Design, Automation and Test in Europe}",
	doi           = "10.1109/DATE.1999.761109",
	isbn          = "0-7695-0078-1",
	pages         = "138--144",
	publisher     = "{IEEE Computer Society}",
	title         = "{Using Combinational Verification for Sequential Circuits}",
	year          = 1999,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.