Refinement Maps for Efficient Verification of Processor Models
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Panagiotis Manolios, Sudarshan K. Srinivasan
Refinement Maps for Efficient Verification of Processor Models
DATE, 2005.

DATE 2005
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DATE-2005-ManoliosS,
	author        = "Panagiotis Manolios and Sudarshan K. Srinivasan",
	booktitle     = "{Proceedings of the Ninth Conference on Design, Automation and Test in Europe}",
	doi           = "10.1109/DATE.2005.257",
	isbn          = "0-7695-2288-2",
	pages         = "1304--1309",
	publisher     = "{IEEE Computer Society}",
	title         = "{Refinement Maps for Efficient Verification of Processor Models}",
	year          = 2005,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.