Travelled to:
1 × USA
Collaborated with:
M.Marek-Sadowska
Talks about:
placement (1) sequenti (1) circuit (1) budget (1) applic (1) delay (1) fpga (1)
Person: Chao-Yang Yeh
DBLP: Yeh:Chao=Yang
Contributed to:
Wrote 1 papers:
- DAC-2003-YehM
- Delay budgeting in sequential circuit with application on FPGA placement (CYY, MMS), pp. 202–207.