Travelled to:
1 × USA
Collaborated with:
C.E.Leiserson
Talks about:
algorithm (1) routabl (1) planar (1) layout (1) vlsi (1) test (1) rout (1)
Person: F. Miller Maley
DBLP: Maley:F=_Miller
Contributed to:
Wrote 1 papers:
- STOC-1985-LeisersonM #algorithm #testing
- Algorithms for Routing and Testing Routability of Planar VLSI Layouts (CEL, FMM), pp. 69–78.