Stem dmin$ (all stems)

1 papers:

DAC-2011-FuketaIYTNSS #logic

A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates (HF, SI, TY, MT, MN, HS, TS), pp. 984–989.