Stem dpl$ (all stems)

1 papers:

DATE-2010-NassarBDDG #evaluation #named

BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation (MN, SB, JLD, GD, SG), pp. 849–854.