Stem wires$ (all stems)
2 papers:
- DAC-2009-OnaissiHN #optimisation #process
- Clock skew optimization via wiresizing for timing sign-off covering all process corners (SO, KRH, FNN), pp. 196–201.
- DAC-2000-LaiW
- Maze routing with buffer insertion and wiresizing (ML, DFW), pp. 374–378.