An efficient method of fault simulation for digital circuits modeled from boolean gates and memories
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Donald M. Schuler, Roger K. Cleghorn
An efficient method of fault simulation for digital circuits modeled from boolean gates and memories
DAC, 1977.

DAC 1977
DBLP
Scholar
Full names Links ISxN
@inproceedings{DAC-1977-SchulerC,
	acmid         = "809131",
	author        = "Donald M. Schuler and Roger K. Cleghorn",
	booktitle     = "{Proceedings of the 14th Design Automation Conference}",
	pages         = "230--238",
	publisher     = "{ACM}",
	title         = "{An efficient method of fault simulation for digital circuits modeled from boolean gates and memories}",
	year          = 1977,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.