Parallel Circuit Simulation Using Hierarchical Relaxation
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Gih-Guang Hung, Yen-Cheng Wen, Kyle Gallivan, Resve A. Saleh
Parallel Circuit Simulation Using Hierarchical Relaxation
DAC, 1990.

DAC 1990
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1990-HungWGS,
	author        = "Gih-Guang Hung and Yen-Cheng Wen and Kyle Gallivan and Resve A. Saleh",
	booktitle     = "{Proceedings of the 27th Design Automation Conference}",
	doi           = "10.1145/123186.123316",
	isbn          = "0-89791-363-9",
	pages         = "394--399",
	publisher     = "{IEEE Computer Society Press}",
	title         = "{Parallel Circuit Simulation Using Hierarchical Relaxation}",
	year          = 1990,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.