Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Scott D. Huss, Ronald S. Gyurcsik
Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time
DAC, 1991.

DAC 1991
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1991-HussG,
	author        = "Scott D. Huss and Ronald S. Gyurcsik",
	booktitle     = "{Proceedings of the 28th Design Automation Conference}",
	doi           = "10.1145/127601.127718",
	isbn          = "0-89791395-7",
	pages         = "494--499",
	publisher     = "{ACM}",
	title         = "{Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time}",
	year          = 1991,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.